

Dial g DataStar

[options](#)[logoff](#)[feedback](#)[help](#)[databases](#)[easy](#)[search](#)

Advanced Search: INSPEC - 1969 to date (INZZ)

[limit](#)

Search history:

No.	Database	Search term	Info added since	Results	
1	INZZ	boehm-f\$	unrestricted	128	show titles
2	INZZ	1 AND simulation AND digital ADJ design	unrestricted	0	-
3	INZZ	1 AND simulation	unrestricted	3	show titles
4	INZZ	1 AND digital ADJ design	unrestricted	0	-
5	INZZ	1 AND design	unrestricted	7	show titles
6	INZZ	intrinsity.AS.	unrestricted	3	show titles

[hide](#) | [delete all search steps...](#) | [delete individual search steps...](#)
Enter your search term(s): [Search tips](#)
 Information added since: or: 
[search](#)


Select special search terms from the following list(s):

- Publication year
- Classification codes A: Physics, 0-1
- Classification codes A: Physics, 2-3
- Classification codes A: Physics, 4-5
- Classification codes A: Physics, 6
- Classification codes A: Physics, 7
- Classification codes A: Physics, 8
- Classification codes A: Physics, 9
- Classification codes B: Electrical & Electronics, 0-5
- Classification codes B: Electrical & Electronics, 6-9
- Classification codes C: Computer & Control

-  Classification codes D: Information Technology
-  Classification codes E: Manufacturing & Production
-  Treatment codes
-  INSPEC sub-file
-  Language of publication
-  Publication types

[Top](#) - [News & FAQS](#) - [Dialog](#)

© **2005** Dialog



Web

Tip: Find maps by searching for a street address with city or zip code

Your search - **Austin Texas "Instrinsity Inc"** - did not match any documents.

Suggestions:

- Make sure all words are spelled correctly.
- Try different keywords.
- Try more general keywords.
- Try fewer keywords.

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

 [Search Results](#)[BROWSE](#)[SEARCH](#)[IEEE Xplore Guide](#) [e-mail](#)

Results for "(boehm f.<in>au)"

Your search matched 2 of 1193303 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance in Descending** order.[» View Session History](#)[» New Search](#)**Modify Search**[» Key](#) [»](#)**IEEE JNL** IEEE Journal or Magazine Check to search only within this results set**IEE JNL** IEE Journal or Magazine**Display Format:** [Citation](#) [Citation & Abstract](#)**IEEE CNF** IEEE Conference Proceeding[Select](#) [Article Information](#)**IEE CNF** IEE Conference Proceeding

1. **Parts renewal in continuous-time Monte Carlo reliability simulation**
Boehm, F.; Hald, U.P.; Lewis, E.E.;
Reliability and Maintainability Symposium, 1988. Proceedings., Annual
26-28 Jan. 1988 Page(s):345 - 349
[AbstractPlus](#) | Full Text: [PDF\(324 KB\)](#) IEEE CNF

2. **Monte Carlo Simulation Of Complex System Mission Reliability**
Lewis, E.E.; Boehm, F.; Kirsch, C.; Kelkhoff, B.P.;
Simulation Conference Proceedings, 1989. Winter
December 4-6, 1989 Page(s):497 - 504
[AbstractPlus](#) | Full Text: [PDF\(456 KB\)](#) IEEE CNF

Indexed by
 Inspec

[Help](#) [Contact Us](#) [Privacy &](#)

© Copyright 2005 IEEE -



Web Images Groups News Froogle Local more »

grid monitors logic expressions function static Advanced Search

Preferences

Web Results 1 - 8 of 8 for grid monitors logic expressions function static verification "design simulation"

Tip: Try removing quotes from your search to get more results.

VLSI Test Workshop Proceedings

Design simulation results are applied as tester hardware bus events to Image,

... logic as well as timing verification of these designs has become such a ...

members.tripod.com/vlsi_india/vdat99/proceeding.html - 101k - Cached - Similar pages

[PDF] Altera Max+Plus II

File Format: PDF/Adobe Acrobat - View as HTML

Timing analysis is static, ie, independent of input & output patterns ...

It assigns each logic function to the best logic cell location and selects ...

andrew.csie.ncyu.edu.tw/logic/200307max.pdf - Similar pages

[PDF] Introduction

File Format: PDF/Adobe Acrobat - View as HTML

that need to be customized for your design simulation. ... into generic gates

and logic blocks. Again, constructs not supported for synthesis (such as using ...

www.doe.carleton.ca/Courses/CMC/cmiosis50.pdf - Similar pages

[PDF] Synopsys DesignWare DW8051 MacroCell -- Datasheet

File Format: PDF/Adobe Acrobat - View as HTML

... Special function register (SFR) bus in DW8051 supports ... allows peripheral interface
only through port logic. ... standard compilers, assemblers, ROM monitors, and in ...

www.diakom.ru:8001/el/elfirms/ datashts/synopsys/synopsys.pdf - Supplemental Result - Similar pages

[PDF] Basic Principles of Digital

File Format: PDF/Adobe Acrobat - View as HTML

... Inputs and outputs in digital circuits are not always static. ... A list of output logic
levels corresponding to all ... a standard form for showing the function of a ...

aiz.priv.net.pl/.../ Digital%20Design%20with%20CPLD%20Applications%20And%20VHDL.pdf - Supplemental
Result - Similar pages

[PDF] Preface

File Format: PDF/Adobe Acrobat - View as HTML

... A function model of a desktop electron beam welding ... teams as a development and
verification tool for ... for setting the homogeneity of the static magnetic field ...

www.isibrno.cz/toCP852.cs/docs/oustavu/isibrno.pdf - Supplemental Result - Similar pages

8-level Vestigial Side Band (8-VSB) 八級殘餘邊帶A-law A-律AAL 1 ...

... land grid (LGA) 岸面柵格陣列array, linear 線性陣列array, logic cell (LCA) ...

座fuse verification 熔接驗證fuse, anti- 反熔絲fuse-programmable logic ...


219.133.31.204:81/gate/big5/www.guangdongdz.com/ 1information_channel/img/dictionary.txt - 553k -
Cached - Similar pages

[PDF] System level hardware module generation - Very Large Scale ...

File Format: PDF/Adobe Acrobat

techniques like logic synthesis, parameterized module gen- ... board-level physical
design, simulation of custom boards, ...


dx.doi.org/10.1109/92.365451 - [Similar pages](#)



[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google



Web Results 1 - 8 of 8 for grid monitors logic expressions function static verification "design simulation"

Tip: Try removing quotes from your search to get more results.

VLSI Test Workshop Proceedings

Design simulation results are applied as tester hardware bus events to Image, ... logic as well as timing verification of these designs has become such a ...
members.tripod.com/vlsi_india/vdat99/proceeding.html - 101k - [Cached](#) - [Similar pages](#)

[PDF] Altera Max+Plus II

File Format: PDF/Adobe Acrobat - [View as HTML](#)
Timing analysis is static, ie, independent of input & output patterns ...
It assigns each logic function to the best logic cell location and selects ...
andrew.csie.ncyu.edu.tw/logic/200307max.pdf - [Similar pages](#)

[PDF] Introduction

File Format: PDF/Adobe Acrobat - [View as HTML](#)
that need to be customized for your design simulation. ... into generic gates and logic blocks. Again, constructs not supported for synthesis (such as using ...
www.doe.carleton.ca/Courses/CMC/cmiosis50.pdf - [Similar pages](#)

[PDF] Synopsys DesignWare DW8051 MacroCell -- Datasheet

File Format: PDF/Adobe Acrobat - [View as HTML](#)
... Special function register (SFR) bus in DW8051 supports ... allows peripheral interface only through port logic. ... standard compilers, assemblers, ROM monitors, and in ...
www.diakom.ru:8001/el/elfirms/ datashts/synopsys/synopsys.pdf - Supplemental Result - [Similar pages](#)

[PDF] Basic Principles of Digital

File Format: PDF/Adobe Acrobat - [View as HTML](#)
... Inputs and outputs in digital circuits are not always static. ... A list of output logic levels corresponding to all ... a standard form for showing the function of a ...
aiz.priv.net.pl/.../Digital%20Design%20with%20CPLD%20Applications%20And%20VHDL.pdf - Supplemental Result - [Similar pages](#)

[PDF] Preface

File Format: PDF/Adobe Acrobat - [View as HTML](#)
... A function model of a desktop electron beam welding ... teams as a development and verification tool for ... for setting the homogeneity of the static magnetic field ...
www.isibrno.cz/toCP852.cs/docs/oustavu/isibrno.pdf - Supplemental Result - [Similar pages](#)


8-level Vestigial Side Band (8-VSB) 八級殘餘邊帶A-law A-律AAL 1 ...

... land grid (LGA) 岸面栅格陣列array, linear 線性陣列array, logic cell (LCA) ...
座fuse verification 熔接驗證fuse, anti- 反熔絲fuse-programmable logic ...
219.133.31.204:81/gate/big5/www.guangdongdz.com/ 1information_channel/img/dictionary.txt - 553k -
[Cached](#) - [Similar pages](#)

[PDF] System level hardware module generation - Very Large Scale ...

File Format: PDF/Adobe Acrobat
techniques like logic synthesis, parameterized module gen- ... board-level physical design, simulation of custom boards, ...


dx.doi.org/10.1109/92.365451 - [Similar pages](#)



[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google



Web

Tip: Try removing quotes from your search to get more results.

Your search - **design simulation logic expressions function static verification "grid monitors" -classes -bibliography -2005 -2004 -2003 -2002 -2001** - did not match any documents.

Suggestions:

- Make sure all words are spelled correctly.
- Try different keywords.
- Try more general keywords.
- Try fewer keywords.

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google

	Type	L #	Hits	Search Text	DBs	Time Stamp
1	BRS	L9	1	"6594803".pn.	USPAT	2005/07/13 09:46
2	BRS	L10	1	"6345381".pn.	USPAT	2005/07/13 09:49
3	BRS	L11	1	"4555771".pn.	USPAT	2005/07/13 09:56
4	BRS	L12	62	Intrinsity.as.	USPAT	2005/07/13 09:56
5	BRS	L13	4	Intrinsity.as. and grid	USPAT	2005/07/13 09:57
6	BRS	L14	11	Intrinsity.as. and simulation	USPAT	2005/07/13 09:57
7	BRS	L15	9	Intrinsity.as. and simulation and verification	USPAT	2005/07/13 09:57
8	BRS	L16	2	Intrinsity.as. and simulation and verification and grid	USPAT	2005/07/13 10:05
9	BRS	L17	2	Intrinsity.as. and simulation and verification and grid and declaration	USPAT	2005/07/13 10:30
10	BRS	L18	888	(design adj simulation)	USPAT	2005/07/13 10:30
11	BRS	L19	0	(design adj simulation) same (axis near declaration)	USPAT	2005/07/13 10:31
12	BRS	L20	0	(design adj simulation) and (axis near declaration)	USPAT	2005/07/13 10:31
13	BRS	L21	10	(design adj simulation) and (axis and declaration)	USPAT	2005/07/13 10:31
14	BRS	L22	0	(design adj simulation) and (axis and declaration) and (logic adj design)	USPAT	2005/07/13 10:32
15	BRS	L23	3490	(logic adj design)	USPAT	2005/07/13 10:32
16	BRS	L24	248	((logic adj design) same simulation)	USPAT	2005/07/13 10:32
17	BRS	L25	0	((logic adj design) same simulation) and (grid near axis)	USPAT	2005/07/13 10:32
18	BRS	L26	5	((logic adj design) same simulation) and grid and axis	USPAT	2005/07/13 10:34
19	BRS	L27	2	((logic adj design) same simulation) and (grid near monitor)	USPAT	2005/07/13 10:35
20	BRS	L28	2	((logic adj design) same simulation) and (grid near monitor)	USPAT	2005/07/13 10:35